What's $(MAKE) or ${MAKE} in makefile actually performing in entire make building process. is it invoking a process which is similar to sub-routine i.e. in simplest terms 'call a function', or is it starting a recursive process to the beginning of its own file ?
Bookmarks